Staff Physical Design Engineer
Job Number: 2066
For immediate consideration, email your resume to [email protected].



Will work on projects from gate-level netlist through P&R; and tapeout. Will perform physical design implementation including floorplanning, Place & Route, ECO's, and Verification. Execute Hierarchical Timing Driven Place & Route flow at block and top level for key ASIC design projects. Will also develop Scripts for Layout Automation.


  • Experience in clock tree synthesis, Placement Based Optimization as part of timing driven P&R; as well as knowledge of floorplanning and layout methodology.
  • High speed, deep submicron design and implementation experience
  • Proven experience in large tapeouts (1 million gate)
  • Working with Logic Design Team on synthesis / scan issues
  • C, Skill, and Script experience are necessary.
  • While knowledge of Dracula is expected, knowledge of Vampire or Hercules is a plus.
  • Hands-on experience in Cadence Place & Route tools.
  • Proven leadership experience


  • BSEE with 9 years experience or MSEE with 7 years experience in physical design implementation and tapeouts.

Company | Products | Technology | News & Events | Investor Relations | Careers | Search | Contact

© 2000 Centillium Communications, Inc. All Rights Reserved. Legal Disclaimer